




Reliability-Oriented Design of Modular Multilevel Converters for Medium-Voltage
STATCOM
Farias, João Victor Matos; Cupertino, Allan Fagner; Ferreira, Victor De Nazareth; Pereira,
Heverton Augusto; Seleme, Seleme Isaac; Teodorescu, Remus
Published in:
IEEE Transactions on Industrial Electronics







Accepted author manuscript, peer reviewed version
Link to publication from Aalborg University
Citation for published version (APA):
Farias, J. V. M., Cupertino, A. F., Ferreira, V. D. N., Pereira, H. A., Seleme, S. I., & Teodorescu, R. (2020).
Reliability-Oriented Design of Modular Multilevel Converters for Medium-Voltage STATCOM. IEEE Transactions
on Industrial Electronics, 67(8), 6206-6214. [8818632]. https://doi.org/10.1109/TIE.2019.2937050
General rights
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners
and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.
            ? Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
            ? You may not further distribute the material or use it for any profit-making activity or commercial gain
            ? You may freely distribute the URL identifying the publication in the public portal ?
Take down policy
If you believe that this document breaches copyright please contact us at vbn@aub.aau.dk providing details, and we will remove access to
the work immediately and investigate your claim.
0278-0046 (c) 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TIE.2019.2937050, IEEE
Transactions on Industrial Electronics
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS
Reliability-Oriented Design of Modular Multilevel
Converters for Medium-Voltage STATCOM
João Victor Matos Farias, Allan Fagner Cupertino, Member, IEEE, Victor de Nazareth Ferreira, Student
Member, IEEE, Heverton Augusto Pereira, Member, IEEE,
Seleme Isaac Seleme Junior, Remus Teodorescu, Fellow, IEEE
Abstract—Modular Multilevel Converters (MMC) are com-
plex systems, composed of many elements, and exposed
to critical load demands in some cases. Thereby, a detailed
design of its components is of preeminent importance to
achieve a high system-level reliability. However, the high
number of devices challenges the trade-off between cost
and reliability. This work, introduces a reliability-oriented
design methodology, based on the cost to achieve a pre-
defined unreliability level (Ux). A flowchart presents the
main steps of the process, including the mission profile
definition, selection of power devices, thermal modeling,
reliability modeling and the reliability-oriented selection. To
evaluate the proposed methodology, a case study consid-
ering 17 MVA/13.8kV MMC-STATCOM with a real mission
profile data is conducted. A Ux − cost map is introduced to
compare various design solutions, based on power devices
of different voltage classes and current capabilities.
Index Terms—MMC-STATCOM, Power Devices, Lifetime,
Reliability-Oriented Design.
I. INTRODUCTION
THE modular multilevel converter (MMC) has become anattractive topology for applications as HVDC Systems
and STATCOMs [1]. The MMC topologies present a high
number of low voltage bridges in cascaded connection, aiming
to achieve a high voltage capability. Therefore, the MMC has
more components than the traditional multilevel topologies
[2]. In addition to higher costs, the increased number of
components can affect significantly the system-level reliability
of MMC [3], [4].
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The design for reliability (DFR) is a potential solution
to increase the reliability of complex systems [5]. In this
approach a well detailed design is conducted, aiming at
reducing the wear-out failure probability of power devices.
Some research efforts focused on the estimation of the MMC
lifetime are identified in the literature [6]–[9]. Reference [6]
presents a lifetime estimation procedure for MMC power
modules based on physics of failure (PoF) models and mission
profile, considering a 18 MW HVDC station. Reference [7]
proposes an algorithm for fast thermal simulation of MMC
and also estimates the power modules lifetime. In [8], the most
commonly-used analytical lifetime models of insulated-gate
bipolar transistor (IGBT) devices are compared, considering a
30 MW MMC-HVDC application with 6.5 kV IGBT modules.
Reference [9] addresses the estimation of lifetime that com-
pares two IGBT solutions with differently rated current levels.
The results indicate a lower temperature in devices with higher
current capability, increasing the converter lifetime.
In addition to the current level, the varied voltage classes
of silicon-based power semiconductor devices, also challenges
the MMC design [10]. Thereby, some studies define the opti-
mum semiconductor blocking voltage to be used for different
power levels. According to [10], 1.2 kV or 1.7 kV IGBT
power modules are most suitable for 1 MVA systems to
interface medium-voltage (MV) grids, considering only the
power device efficiency. Reference [11] indicates that when
the cost of transmitted power per cell unit and the penalties
for the losses are taken into account, the 4.5 kV IGBT modules
show the best performance for HVDC transmission for rated
powers below of 900-1000 MW. Additionally, for values above
1050 MW, the cell designed with 6.5 kV IGBTs proved to be
more attractive. Finally, reference [12] compares 5 designs by
employing different IGBT voltage classes for a 5 MVA MMC
based battery energy storage system. The results indicate that
the 1.7 kV modules lead to the lowest cost, while 3.3 kV
results in the lowest losses. Nevertheless, a reliability-oriented
design methodology, including the design complexities of
MMC converters, stills missing in technical literature.
This paper proposes a reliability-oriented design to obtain
the best MMC solution, based on the trade-off between cost
and system-level reliability. The unreliability level Ux is pre-
sented as a new reliability indicator to evaluate the probability
of one failure in the converter for a given time. Moreover, the
Ux − cost map is introduced as a tool to compare different
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designs with respect to the unreliability requirement and cost.
The methodology is exemplified through a 17 MVA/13.8 kV
MMC-STATCOM case study.
This paper is outlined as follows. Section II performs the
main parameter design of the MMC-STATCOM and presents
the reliability-oriented design method. Section III presents
the case study based on a real mission profile. The obtained
simulation results are discussed in Section IV. Finally, Section
V draws the conclusion of this work.
II. METHODOLOGY
A. MMC-STATCOM Design
The circuit of a three-phase MMC in double-star connection
is illustrated in Fig. 1. The converter is connected to the
main grid through a three-phase transformer, represented by
resistive-inductive grid impedance Rg and Lg . Each MMC
phase has two arms composed of a series-connected arm
inductor Larm and N chopper cells. These cells consist of
two IGBTs S1 and S2 and two antiparallel connected diodes
D1 and D2, an energy storage capacitor C. There is usually
a switch ST in parallel with the cell bypassing it in case of
failures.
The complete control strategy used is based on reference [9],
which employs the following controls: grid current control, cir-
culating current control and individual balancing control. The
grid current control is responsible for controlling the reactive
power injected by the converter into the grid. Furthermore, the
circulating current control reduces the current harmonics and
inserts damping in the converter dynamic response. Finally, the
individual balancing control is used to guarantee the voltage
balance of the cell capacitors, since the phase-shift pulse width
modulation (PS-PWM) method is employed. The modulation






































Fig. 1. Schematic of the three-phase MMC-STATCOM.
In this work, a MMC-STATCOM with rated power (Sn)
of 17 MVA and line voltage (Vg) of 13.8 kV at the point of
common coupling (PCC) is considered. The minimum value











where Vs is the line voltage synthesized by the STATCOM and
λmmax is the maximum modulation index. According to [13],
Vs ≈ 1.2Vg . Furthermore, the modulation with the injection of
1/6 of third harmonic reaches λmmax = 1.15. Therefore, the
approximate value of the effective dc-link voltage is Vdc = 28
kV.
The rated current of the power devices is defined by the
MMC arm current. Due to symmetry, only the upper arm
current is verified. The maximum and rms upper arm current




























Thus, the max (iu) = 788 A and iu,rms = 456 A.







where fus is the ratio between the reference voltage of cells
v∗sm and the semiconductor device voltage class Vsvc. The
maximum recommended nominal voltage for semiconductor
devices are approximately 63% of Vsvc [15]. Assuming a cell
capacitor voltage ripple of up to 10%, fus = 0.5 is employed.
The cell capacitance can be designed based on the converter
energy storage requirements. According to [16], the minimum





where Wconv is the required energy storage per MVA.
The minimum required value of Wconv is approximately 40
kJ/MVA, as defined in [17].
The number of cells and the capacitance are defined ac-
cording to the blocking voltage of the semiconductor devices.
Thus, a high number of cells increases the number of levels in
the voltage output and reduces the size of the arm inductors
due to the lower harmonic content in the output voltage
and current [18]. The arm inductor is able to prevent the
resonant frequency and limit the arm current during faults
[19]. Therefore, the arm inductors are designed to satisfy the
above constraint and limit the total harmonic distortion (THD)
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in output current ig to 5% [12], [18]. The grid impedance is
considered unchanged.
Based on the Eqs. (1)-(6), the main circuit parameters
of the designed MMC-STATCOM are presented in Table I.
As observed, IGBTs with blocking voltage capability range
between 1.7 kV and 6.5 kV are considered.
TABLE I
MAIN PARAMETERS OF THE MMC-STATCOM FOR FOUR BLOCKING
VOLTAGES: 1.7 KV, 3.3 KV, 4.5 KV AND 6.5 KV.
Parameters MMC specifications
I II III IV
N 33 17 13 9
Vdc (kV ) 28 28 28 28
Vsvc (kV ) 1.7 3.3 4.5 6.5
V ∗cell (kV ) 0.85 1.65 2.15 3.11
Ccell (mF ) 9.54 4.92 3.76 2.61
Larm (mH) 4.46 8.70 11.82 17.08
Lg (mH) 1.5 1.5 1.5 1.5
fsw (Hz) 210 210 210 210
fsample (kHz) 13.86 7.14 5.46 3.78
B. Reliability-Oriented Design
The design and selection of power electronics components
demand the consideration of some factors, such as power
losses, cost and the application unreliability requirement.
Based on the DFR process [5], the reliability-oriented design
illustrated in Fig. 2 presents the benchmarking and selection
methodology for the semiconductor devices.
1) First Stage: Firstly, the mission profile is defined for the
considered application. Measurements of reactive power (Q∗)
and ambient temperature (Ta) mission profiles are employed
in order to define the system operating condition. The most
appropriate power devices can be selected according to the
power rating, voltage and current levels.
2) Thermal Modeling: The power losses model employed
is based on a look-up table of losses for each semiconductor
device. As observed, the junction to case thermal impedance
Zj−c combines Cauer and Foster thermal networks to provide
the best features of both models [20]. The case to heatsink
impedance Zc−h is represented by a thermal resistance. More-
over, the heatsink and cooling system, Zh−a, are employed in
order to ensure the operation of the power devices at the safety
limit (e.g., Tj below 150 ◦C). The heatsink impedance present
a parallel connection of the thermal resistance Rh−f and the
capacitance Ch−f and can be estimated through the simplified





Ch−f = chρhdhAh, (8)
where dh is the heatsink thickness, λh is the thermal conduc-
tivity of the heatsink material, Ah is the heatsink surface area,
ch is the specific heat capacity and ρh is the material density.
The cooling system is coupled to improve the heat exchange
from the heatsink to the ambient, described by Rf−a. This
thermal resistance presents a series connection to the heatsink





where fc is the fluid flow convection coefficient [22].
3) Reliability Modeling: The thermal cycling causes cyclic
thermo-mechanical stresses in all joints and components of the
power modules, which leads to wear-out failure in the device.
Since the lifetime consumption (LC) evaluation is reached by
the regular series of temperature profiles with constant average
value, a rainflow counting method is employed [6] in order
to provide the average temperature T[j,c]m, cycle amplitude
∆T[j,c] and heating time t[j,c]on. Thereby, the LC is obtained







where ni is the number of cycles obtained from rainflow
algorithm and Nf is the number of cycles to wear-out failure
obtained for each stress condition. In this work, Nf is eval-
uated through the ABB Hi-Pak IGBT power module lifetime
model [24]. This model analyzes Nf in all critical joints (bond
wire, base plate solder and chip solder) for each diode and
IGBT of the modules using the 10% failure rate approach
(B10 lifetime).
The LC of the power device obtained from Eq. (10) can
be considered as an ideal case, where all the power devices
fail at the same time. Since the power devices could present
variations in their parameters due to the manufacturing process
and stress variation [25], this approach is not appropriate,
especially for the large number of cells in the MMC. Thus,
lifetime is usually expressed in terms of statistical values rather
than a constant value. Therefore, a statistical analysis based
on Monte-Carlo simulation is employed [26]. This analysis
transforms the dynamic values obtained by rainflow algorithm





equivalent static parameters must provide the same LC, even
as when the dynamic values are employed in the Eq. (10).
Once the equivalent static values have been obtained, a
variation of 5% is applied in these parameters and in the
lifetime model used. Afterward, the Monte-Carlo simulation
of 10000 samples is performed. Then, the lifetime distribution
obtained from Monte Carlo simulation is fitted with the












where β is the shape parameter, η is the scale parameter,
and x is the operation time. The cumulative density function
(CDF), also called unreliability function F (x), represents the
proportion of population failure, according to the time obtained
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Fig. 2. Flowchart for the reliability-oriented design of power devices.
Since only the reliability of the power devices is taken into
account in this study (i.e., S1, S2, D1 and D2), the unreliability





where FComp(i)(x) is the unreliability function of each power
device. Assuming that the converter presents 6 identical arms
with N independent and identical cells per arm, the MMC





4) Reliability-Oriented Selection: The reliability studies on
the converters are appropriate for the maintenance schedule
and the prediction of the power devices’ lifetime [27]. Since
the beginning of the transitioning from the reliability books to
PoF in power electronics [28], the converter lifetime has been
expressed in Nf . Recently, the Bx factor was introduced, and
translated the Nf into the number of years where x% of the
devices fail [24]. Even though it is consolidated among the
reliability researchers and designers, it is still quite confusing
for industry engineers, which are responsible for the selection
of converters.
In order to simplify this communication between reliability
design engineers and industry engineers, this work introduces
the unreliability level Ux as a new reliability indicator. Basi-
cally, for a given lifetime target x, the probability of failure
is evaluated through the system unreliability. In other words,
Ux is the probability of one failure for a given time, which
can be measured considering the durability or the maintenance
schedule of the converter. In addition, the Ux − cost map is
introduced as a tool to compare different designs with respect
to the unreliability requirement and the overall cost. Finally,
the most suitable design will find the lifetime target with the
lowest cost.
Regarding the overall cost of each design, the figure of
merit employed includes the capital expenditure (CAPEX)
and operational expenditure (OPEX). The CAPEX is mainly
related to investment in power electronics (e.g., semiconductor
devices, controls, cabinets), which is dominant in the initial
investment of the converter [12]. Thus, the cost of power
electronics is considered as follows:
Ksw = KcNsemiVsvcIsvc, (15)
where Nsemi is the number of semiconductor devices and Isvc
is the rated device current. Based on installed switching power,
Kc = 3.5 e /kVA is employed [12].
Moreover, the costs of passive elements should be included.
According to [29], the cost of the cell capacitors Kcap are 150
e/kJ. Furthermore, the cost of the magnetic devices Kmag in
euros can be estimated by [12], [29]:
Kmag = 4000Nmag + 723000Ap, (16)
where Nmag is the number of inductors and Ap is the total area
product (in m4) of the cores of all inductors. The area product
of a single magnetic core is the product of the winding-window
area and the core cross sectional area.
Finally, the capital expenditure is given by:
0278-0046 (c) 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TIE.2019.2937050, IEEE
Transactions on Industrial Electronics
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS
CAPEX = Ksw +Kmag +Kcap. (17)
Moreover, the OPEX is mainly associated to the semi-
conductor conduction and switching losses [30]. Therefore,
the operational expenditure of the converter is considered as
follows:
OPEX = KoEc, (18)
where Ko is the price per kilowatt-hour and Ec is energy
consumption of the converter. Based on loss penalty for
transmission system, Ko = 0.11 e /kWh an one year is
employed [11]. Thus, the overall cost is given by:
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Fig. 3. Mission profiles: (a) Reactive Power; (b) Ambient Temperature.
III. CASE STUDY
Based on the topology presented in Fig. 1, the simulations
were performed using the PLECS and MATLAB software
systems, aiming to estimate the lifetime, energy losses and
cost of each design. Fig. 3 (a) shows the mission profile based
on the reactive power measurements obtained from a factory
in one week. In this work, this profile was replicated for a
year. Furthermore, the one-year ambient temperature profile
is illustrated in Fig. 3 (b). The data were collected from the
southeastern Brazil with a sampling time of 1 second.
Table II shows the part numbers evaluated in this work.
As observed, all the commercial available ABB Hi-pak IGBT
solutions with rated current from 750 A to 1600 A are
selected. Implementations based on parallel connection are
also employed. All cells are considered identical. As a result,
18 different implementations are evaluated. Four base cases
(i.e., C1, C4, C10, C14) are considered, which are the lowest
rated current devices for each voltage class.
TABLE II
ABB SEMICONDUCTORS DEVICES SOLUTIONS.
Voltage (V) Current (A) Part Number Case
1700
800 5SND 0800M170100 C1
2x800 5SND 0800M170100 C2
1600 5SNA 1600N170100 C3
3300
800 5SNA 0800N330100 C4
2x500 5SND 0500N330300 C5
1000 5SNA 1000N330300 C6
1200 5SNA 1200E330100 C7
1500 5SNA 1500E330305 C8
2x800 5SNA 0800N330100 C9
4500
800 5SNA 0800J450300 C10
1200 5SNA 1200G450300 C11
2x650 5SNA 0650J450300 C12
2x800 5SNA 0800J450300 C13
6500
750 5SNA 0750G650300 C14
2x400 5SNA 0400J650100 C15
2x500 5SNA 0500J650300 C16
2x600 5SNA 0600G650100 C17
2x750 5SNA 0750G650300 C18
The data used in the power losses and thermal impedances
Zj−c and Zc−h are extracted from the datasheets. The heatsink
parameters are estimated based on the methodology proposed
in [21]. The values of Rh−f and Ch−f vary according to the
area and thickness of the heatsink. In this work, the area is
considered to be equal to the total area of the power module,
from the device datasheet. Furthermore, an aluminum heatsink
with 3 cm of thickness are employed [21]. Regarding water-
cooling system [22], the Rf−a values were determined through
simulation in order to maintain the maximum junction and case
temperature below 130 ◦C and 120 ◦C, respectively.
The Ap and Ecap values are given in Table III. The MMC
presents 6 inductors and the capacitive energy stored is 40
kJ/MVA for all cases.
The converter lifetime target is defined as 10 years of
operation. Thus, Ec10 is the converter energy consumption for
10 years of operation. Finally, U10 is applied for reliability-
oriented design, which means the probability of converter
failure in 10 years of operation.
TABLE III
CELL CAPACITORS AND MAGNETIC DEVICES PARAMETERS FOR COST
DESIGN.
Parameters MMC specifications
I II III IV
Ap (m4·10−3) 20.05 39.11 53.08 76.70
Ecap (kJ) 680 680 680 680
IV. RESULTS AND DISCUSSION
Initially, the power losses, including conduction and switch-
ing losses, of a power module device are obtained. Fig 4
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Fig. 4. Power losses of a power module device for the base cases: (a)
C1; (b) C4; (c) C10; (d) C14.
shows the look-up table of losses for the base cases based on
manufacturer’s datasheet. As observed, an increase in power
rated or junction temperature in the power devices, cause
an increase in power losses. Moreover, power modules with
higher blocking voltages present higher power losses.
The water flow convection coefficient is adjusted in order
to maintain the average heatsink temperature close to 60 ◦C,
for the base cases. Table IV presents the parameters of the
heatsinks and cooling system. As observed, the resistance
and capacitance parameters of the heatsink have approximate
values due to the similar dimensions of the power modules.
Therefore, a lower thermal resistance in the cooling system is
required for the power modules that present higher losses. The
solutions with different rated current present the same heatsink
and cooling system parameters given in Table IV, according
to the blocking voltage.
TABLE IV
HEATSINK AND COOLING SYSTEM PARAMETERS FOR POWER MODULES
OF THE BASE CASES.
Parameters C1 C4 C10 C14
Rh−f (◦C/kW) 6.9 6.9 6.9 4.7
Ch−f (J/◦C) 1327 1327 1327 1939
Rf−a (◦C/kW) 142.8 70.2 52.1 36.1
The MMC-STATCOM power losses are evaluated for dif-
ferent reactive power levels. The solutions C1 and C3 are
illustrated in Fig. 5 (a). As observed, the power losses de-
crease when the rated current of the power module increases.
However, the device with lower current rate C6 presents lower
losses than the solution C7, as shown in Fig. 5 (b). As noted,
the increase of the current rate compared with the power losses
of the device does not present a straightforward relation.
The thermal stresses in the junction temperature of the
power devices are illustrated in Fig. 6. The temperature
profile is analyzed for one week. As observed, the junction
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Fig. 5. Power losses in the MMC-STATCOM for different reactive power
level, based on: (a) 1.7kV devices; (b) 3.3kV devices.
3 (a). Furthermore, the detail in Fig. 6 (a) shows that D2 is the
most stressed semiconductor device in the cells, since STAT-
COM operation is treated. The solution with the lowest rated
current level (C1) presents a thermal amplitude of 70.7 ◦C,
approximately 18% higher than the C3 solution. In addition,
it is observed that the average temperature and its maximum
instantaneous value increase. However, the maximum values
are below 130 ◦C.
Since the thermal cycling is obtained, the rainflow algorithm
and the lifetime model are applied. Figure 7 shows the life
consumption (LC) in one year for all critical joints of the
power devices. As observed, C1 presents higher LC in all
devices and joints. Moreover, the baseplate solder is the
most damaging factor. Therefore, the Monte Carlo simulation
considers this failure mechanism.
Therefore, the Weibull distribution PDF is obtained by
employing the static values and the lifetime model into the
Monte Carlo simulation with 10000 samples and 5% variation.
For the sake of simplicity, only the lifetime distribution of D2
device is presented. Fig. 8 shows the result obtained for the
four base cases. The scale and shape parameters are shown
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Fig. 6. Junction temperatures of the devices in a cell for two 1700V
IGBT solutions: (a) C1; (b) C3.
0278-0046 (c) 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TIE.2019.2937050, IEEE
Transactions on Industrial Electronics















































C 1 C 3
Fig. 7. Static life consumption for one year of power devices (semi-
logarithmic scale): (a) Bondwire; (b) Baseplate; (c) Chip Solder.
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Fig. 8. Lifetime distribution (i.e., the Weibull PDF function) of the most

































































Fig. 9. MMC system level unreliability function (semi-logarithmic scale):
(a) Power devices with the lowest rated current devices for each voltage
class (b) Power devices with 6.5 kV blocking voltage.
blocking voltages present a lower scale parameter. Fig. 8 (c)
and (d) show that the 4.5 kV and 6.5 kV voltage classes have
more concentrated distribution due to higher thermal losses
and stresses in the devices.
The previously lifetime analysis is based on component-
level assessment. Eqs. (13) and (14) are used to obtain a
MMC system level reliability assessment. Thus, the unreli-
ability functions for the base cases are shown in Fig. 9 (a).
Considering 10 years of operation, the U10 unreliability level
is analyzed. As observed, the MMC based on the design C4
presents the lowest failure probability of 0.12%, when power
devices with similar rated current are compared. Furthermore,
C14 has the highest probability of failure, 54.53%. Fig. 9
(b) illustrates the effect of increasing the rated current of
semiconductor devices, considering the 6.5 kV voltage class.
As observed, it can be concluded that the design with greater
current capability C18 presents a failure probability of 19.61%,
while C16 presents 88.12%.
Table V presents the results for all solutions proposed in
this work. The energy consumption is given for 10 years of
operation Ec10 , the values are given in per unit (pu) in the
base of the 444.2 MWh per year. The cost is also presented
in pu and its base value is 2.53 Me . Base values refer to
the C1 design. Moreover, the three best performances of each
analysis are highlighted in Table V. As observed, the solution
C8 has the lowest U10 unreliability, whereas C2 presents the
lowest energy consumption and C4, the lowest cost among the
studied solutions.
Finally, Fig. 10 presents the U10 − cost map. In order to
exemplify the reliability-oriented design, two examples are
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TABLE V
COMPARISON OF THE PROPOSED DESIGNS.
Case U10 (%) Ec10 (pu) Cost (pu)
C1 0.98 1 1
C2 0.10 0.77 1.70
C3 0.08 0.89 1.72
C4 11.78 · 10−2 0.95 0.99
C5 2.22 · 10−2 0.92 1.18
C6 0.11 · 10−2 0.90 1.17
C7 0.62 · 10−2 1.06 1.39
C8 0.01 · 10−2 0.83 1.62
C9 0.09 · 10−2 0.80 1.71
C10 7.56 1.05 1.05
C11 2.78 1.01 1.43
C12 15.24 1.05 1.54
C13 4.91 0.97 1.81
C14 54.53 1.10 1.02
C15 23.74 0.97 1.04
C16 88.12 1.17 1.28
C17 85.01 1.12 1.46
C18 19.61 0.98 1.72
considered, U10 < 10% and U10 < 0.1%. As observed, the
voltage class of 6.5 is not suitable for an unreliability level
less than 10%. Furthermore, C4 meets the requirement, with
the lowest cost among the eligible designs. However, if the
unreliability level is more restricted, for example, less than
0.1%, the only possible solutions are in the voltage classes
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Fig. 10. U10 x Cost map for the reliability-oriented design (semi-
logarithmic scale).
In this work, U10 is employed because the expected opera-
tion time of the converter is 10 years. However, this analysis
can be easily extended according to the target lifetime and the
unreliability requirement of each application.
V. CONCLUSION
This work proposed a reliability-oriented design method-
ology for modular multilevel converter, based on wear-out
failure events of power devices. For that, the unreliability level
Ux is presented as a new reliability indicator to evaluate the
probability of one failure in the converter for a specified time.
The Ux x Cost map allows the design engineer to select
the most suitable power device according to the converter
reliability requirement.
A 17 MVA/13.8 kV MMC-STATCOM case study is
adopted. The simulation results indicate that the solutions
based on 3.3 kV present the best U10 - cost trade-off, followed
by the 1.7 kV devices. The high losses and thermal stresses
indicate that the 6.5 kV devices are unsuitable for the proposed
case study.
It is important to mention that the reliability-oriented de-
sign methodology proposed in this paper can be extended
to other multilevel converters, semiconductor technologies,
applications and cost methodologies.
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rianópolis, Brazil, in 1985, and the Ph.D. de-
gree in control and automation from the Insti-
tut National Polytechnique de Grenoble (INPG),
Grenoble, France, in 1994. He spent a sabatical
leave with the Power Electronics Group, Uni-
vesity of California, Berkeley, in 2002. In 2015,
he spent a sabatical leave with the Institut National Polytechnique de
Toulouse, INP, France where he developed researches about decen-
tralized control and capacitor voltage estimation techniques for modular
multilevel converters. He is currently an Associate Professor with the De-
partment of Electronic Engineering, Federal University of Minas Gerais,
Belo Horizonte, Brazil. His main research interests include renewable
energy systems, modular multilevel converters and nonlinear control
applied in power converters.
Remus Teodorescu (F'12) received the
Dipl.Ing. degree in electrical engineering from
the Polytechnical University of Bucharest,
Bucharest, Romania, in 1989, and the Ph.D.
degree in power electronics from the University
of Galati, Romania, in 1994. In 1998, he joined
the Power Electronics Section, Department of
Energy Technology, Aalborg University, Aalborg,
Denmark, where he is currently a Full Professor.
Since 2013, he has been a Visiting Professor
with Chalmers University. His research interests
include design and control of grid-connected converters for photovoltaic
and wind power systems, HVDC/FACTS based on modular multilevel
converters (MMC) and storage systems based on Li-ion battery
technology including modular converters and active BMS.
